x86 architecture
CET




 
shadow stack registers
 
name 6
3
  3
2
3
1
  1
2
1
1
1
0
9 8 7 6 5 4 3 2 1 0
 
SSP
 
  reserved  
SSP
 
  canonical 64-bit SSP CPLn
 
PL0_SSP MSR
 0000_06A4h
  reserved  
      CPL0 SSP
 
0 0 0
  canonical 64-bit CPL0 SSP
 
PL1_SSP MSR
 0000_06A5h
  reserved  
      CPL1 SSP
 
0 0 0
  canonical 64-bit CPL1 SSP
 
PL2_SSP MSR
 0000_06A6h
  reserved  
      CPL2 SSP
 
0 0 0
  canonical 64-bit CPL2 SSP
 
PL3_SSP MSR
 0000_06A7h
  reserved  
CPL3 SSP
 
0 0
  canonical 64-bit CPL3 SSP
 
IST_SSP MSR
 0000_06A8h
 
canonical interrupt SSP table base
 
 
S_CET MSR
 0000_06A2h
  reserved  
ENDBRANCH
legacy bitmap
base
T
R
K
S
U
P
 
reserved
 
S
U
P
P
DIS
NO
T
R
K
EN
L
E
G
IW
EN
E
N
D
BR
EN
W
R
S
S
EN
SH
S
T
K
EN
canonical 64-bit
ENDBRANCH legacy bitmap base
 
U_CET MSR
 0000_06A0h
  reserved  
ENDBRANCH
legacy bitmap
base
T
R
K
S
U
P
 
reserved
 
S
U
P
P
DIS
NO
T
R
K
EN
L
E
G
IW
EN
E
N
D
BR
EN
W
R
S
S
EN
SH
S
T
K
EN
canonical 64-bit
ENDBRANCH legacy bitmap base



main page

© 1996-2024 by Christian Ludloff. All rights reserved. Use at your own risk.