segment registers
| CS, SS, DS, ES, FS, GS |
|||||||||||||||||||
| 1 5 |
1 4 |
1 3 |
1 2 |
1 1 |
1 0 |
9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | internal descriptor cache | |||
| CS for a segment or a selector | 32-bit base |
32-bit limit | access rights |
||||||||||||||||
| SS for a segment or a selector | 32-bit base |
32-bit limit | access rights |
||||||||||||||||
| DS for a segment or a selector | 32-bit base |
32-bit limit | access rights |
||||||||||||||||
| ES for a segment or a selector | 32-bit base |
32-bit limit | access rights |
||||||||||||||||
| FS for a segment or a selector | 32-bit base | 32-bit limit | access rights |
||||||||||||||||
| 64-bit base #1 | |||||||||||||||||||
| GS for a segment or a selector | 32-bit base | 32-bit limit | access rights |
||||||||||||||||
| 64-bit base #1 | |||||||||||||||||||
| note | description | ||||||||||||||||||
| #1 | The upper 32 bits can be set to non-zero values through MSRs. | ||||||||||||||||||
© 1996-2024 by Christian Ludloff. All rights reserved. Use at your own risk.